World Library  


Add to Book Shelf
Flag as Inappropriate
Email this Book

Study of Heterogeneous and Reconfigurable Architectures in the Communication Domain : Volume 1, Issue 9 (05/05/2003)

By Feldkaemper, H. T.

Click here to view

Book Id: WPLBN0004002630
Format Type: PDF Article :
File Size: Pages 5
Reproduction Date: 2015

Title: Study of Heterogeneous and Reconfigurable Architectures in the Communication Domain : Volume 1, Issue 9 (05/05/2003)  
Author: Feldkaemper, H. T.
Volume: Vol. 1, Issue 9
Language: English
Subject: Science, Advances, Radio
Collections: Periodicals: Journal and Magazine Collection (Contemporary), Copernicus GmbH
Historic
Publication Date:
2003
Publisher: Copernicus Gmbh, Göttingen, Germany
Member Page: Copernicus Publications

Citation

APA MLA Chicago

Noll, T. G., Blume, H., & Feldkaemper, H. T. (2003). Study of Heterogeneous and Reconfigurable Architectures in the Communication Domain : Volume 1, Issue 9 (05/05/2003). Retrieved from http://www.ebooklibrary.org/


Description
Description: Chair of Electrical Engineering and Computer Systems, RWTH Aachen University, Schinkelstr. 2, 52062 Aachen, Germany. One of the most challenging design issues for next generations of (mobile) communication systems is fulfilling the computational demands while finding an appropriate trade-off between flexibility and implementation aspects, especially power consumption. Flexibility of modern architectures is desirable, e.g. concerning adaptation to new standards and reduction of time-to-market of a new product. Typical target architectures for future communication systems include embedded FPGAs, dedicated macros as well as programmable digital signal and control oriented processor cores as each of these has its specific advantages. These will be integrated as a System-on-Chip (SoC). For such a heterogeneous architecture a design space exploration and an appropriate partitioning plays a crucial role.

On the exemplary vehicle of a Viterbi decoder as frequently used in communication systems we show which costs in terms of ATE complexity arise implementing typical components on different types of architecture blocks. A factor of about seven orders of magnitude spans between a physically optimised implementation and an implementation on a programmable DSP kernel. An implementation on an embedded FPGA kernel is in between these two representing an attractive compromise with high flexibility and low power consumption. Extending this comparison to further components, it is shown quantitatively that the cost ratio between different implementation alternatives is closely related to the operation to be performed. This information is essential for the appropriate partitioning of heterogeneous systems.

Summary
Study of heterogeneous and reconfigurable architectures in the communication domain

 

Click To View

Additional Books


  • Airborne Field Strength Monitoring : Vol... (by )
  • Processing and Analysing an Ensemble of ... (by )
  • Regional Climate Projections in Two Alpi... (by )
  • Comparison of Homer and Acmant Homogeniz... (by )
  • The French Contribution to the Global Cl... (by )
  • Comparative Verification of Different No... (by )
  • A Low Power Clock Generator with Adaptiv... (by )
  • 2.5 Gbps Clock Data Recovery Using 1/4Th... (by )
  • Network Modelling with Brune's Synthesis... (by )
  • A 3Rd-order Current-mode Filter in 0.12 ... (by )
  • Long-period Upper Mesosphere Temperature... (by )
  • Printed Antennas: from Theory to Praxis,... (by )
Scroll Left
Scroll Right

 



Copyright © World Library Foundation. All rights reserved. eBooks from World eBook Library are sponsored by the World Library Foundation,
a 501c(4) Member's Support Non-Profit Organization, and is NOT affiliated with any governmental agency or department.